|
Page 32 | Page 34 | |
Final diagram of the scheduler. Given an "Instruction Valid"
signal from the instruction queue, it checks register and
unit availability. If everything is Ok it enables the correct
source register outputs and generates signals for the
execution units to start processing. The scoreboard bits then
get set (unit and result register).
Also shown here are my first thoughts on the ALU design.
