| Photo 4: System internal |
|
APPENDIX A: Circuit diagram
Note that the host computer interface circuit diagram is not shown.
In normal operation, SW1 is set to ON and SW2 is OFF. During EEPROM programming,
the 62256 and 28C64 memory chips are interchanged SW1 set to OFF and SW2
to ON. This allows correct programming no be acheived using the EEPROM
transfer program listed in Appendix B.
![]() |
Pinouts 674 x 768 (26K)
Large 1461 x 1655 (94K) Pinouts for the integrated circuits and allocation of the interface
and mechanism
|
![]() |
Circuit 1 of 3: 1000 x 704 (38K)
Large: 2125 x 1497 (128K) Microprocessor, memory, keyboard and display |
![]() |
Circuit 2 of 3: 1000 x 693 (29K)
Large: 2069 x 1433 (98K) D/A converter, power supply, power amp, photo-diode |
![]() |
Circuit 3 of 3: 1000 x 691 (36K)
Large: 2021 x 1397 (108K) Timers |
| Photo 4: System internal |
|